WCDMA中ovsf码的扩频码FPGA仿真有两个错请高手给点指点 错行有标记！！错误说明在下面
module ovsf(clk,reset,SF,K,code);！！！！！！！！！！！！！！！！
input clk;
input reset;
input [2:0]SF;
input [8:0]K;
output code;
reg[8:0]cnt;
wire[8:0]dsf;
assign dsf=(SF==3`b000)?3:(SF==3`b001)?7:(SF==3`b010)?15:(SF==3`b011)?31:(SF==3`b100)?:63(SF==3`b101)?127:(SF==3`b110)?255:511;！！！！！！！！！！！！！！！！！
wire[8:0]k_tmp;
always@(posedge clk)begin
if(!reset)
cnt<=dsf;
else
if(cnt==dsf)
cnt<=0;
else
cnt<=cnt+1;
end
assign k_tmp=(SF==3`b000)?{1`b0,1`b0,1`b0,1`b0,1`b0,1`b0,1`b0,K[0],K[1]}:
(SF==3`b001)?{1`b0,1`b0,1`b0,1`b0,1`b0,1`b0,K[0],K[1],K[2]}:
(SF==3`b010)?{1`b0,1`b0,1`b0,1`b0,1`b0,K[0],K[1],K[2],K[3]}:
(SF==3`b011)?{1`b0,1`b0,1`b0,1`b0,K[0],K[1],K[2],K[3],K[4]}:
(SF==3`b100)?{1`b0,1`b0,1`b0,K[0],K[1],K[2],K[3],K[4],K[5]}:
(SF==3`b101)?{1`b0,1`b0,K[0],K[1],K[2],K[3],K[4],K[5],K[6]}:
(SF==3`b110)?{1`b0,K[0],K[1],K[2],K[3],K[4],K[5],K[6],K[7]}:
{K[0],K[1],K[2],K[3],K[4],K[5],K[6],K[7],K[8]};
assign code=^(k_tmp&cnt);
endmodule
错误行说明
Error (10112): Ignored design unit "ovsf" at ovsf.v(1) due to previous errors
Error (10170): Verilog HDL syntax error at ovsf.v(10) near text ":";expecting an identifier, or a number, or a system task, or "(", or "{", or unary operator
解答后有加分多谢
|
